Abstract-This paper describes an ASIC developed as part of a neural prosthesis to restore balance to individuals with a dysfunctional vestibular end-organ. The device interfaces with inertia sensors; sensing acceleration in five degrees of freedom (three radial and two linear axis), and then conditions, processes and converts the signals to provide the artificial stimulus to the vestibulocochlear nerve. The IC described herein has been realised as part of a board-level solution, also including the sensors, power source and DC blocking capacitors. It is envisaged that this can be later implemented in a System-in-Package (SiP) form to provide a totally implantable solution. We describe the design and implementation of the integrated circuit in a standard 0.35μm CMOS technology.
I. INTRODUCTION
The vestibular system senses the head's motion and orientation using the ampullary (within semicircular canals) and otolith (utricule and saccule) end organs which help us balance and stabilises vision via the vestibulo-ocular reflex (VOR). Vestibular dysfunction often manifests itself as dizziness, imbalance, blurred vision and instability in locomotion, due to abnormal signalling to the VIII'th cranial (vestibulocochlear) nerve. It is therefore possible, that damage to this system can be overcome by applying similar methodologies to those used in modern neural implants [1] . Specifically, it has been shown that restoration of balance can be achieved by bypassing a dysfunctional element in the vestibular pathway using artificial stimulation [2] , [3] .
It hasn't been until recently that activity in developing a vestibular (neural-based) prosthesis has emerged. Excluding ourselves, there are three other groups [2] - [4] developing such systems, all towards a common goal. Gong et al. [2] have developed a single axis semicircular canal prosthesis implemented using discrete components. They have shown its use has resulting neural adaptation and enhances vestibular function in animal trials. Shkel et al. [4] have developed custom MEMS inertia sensors aimed towards an implantable prosthesis. More recently, Santina et al. [3] have reported on animal trials of a 3-axis semicircular canal prosthesis developed at board-level.
In this paper, we present a vestibular prosthesis extended towards developing a medically feasible implant device. We have adopted functionality and techniques commonly used in cochlear implants to conserve battery energy in addition to providing the required programmability and robustness.
II. THE PHYSIOLOGICAL VESTIBULAR ORGAN
The inner ear constitutes two sub-organs, the cochlear and the vestibule, responsible for transducing sound and inertia to the vestibulocochlear (VIII) nerve respectively. In turn, the vestibular system contains three semicircular canals in each ear, approximately orthogonal to each other to sense motion in the three axes. This is shown in Fig. 1 .
The semicircular canals are fluid filled membranes that form about two thirds of a circle with one end feeding from a reservoir of fluid and the other terminating at a bulb like structure, the ampulla. Inside this there exists a membrane containing blood vessels and nerve fibres reaching the sensory receptor area. Hair cells are located on the surface with their cilia (hair like structures) protruding into the centre of the 'bulb' volume. As the head moves, the fluid in each semicircular canal is free to move along the cylindrical cavity. This in turn exerts a force via the bulb-like membrane; which deflects in the direction of the force essentially acting as a coupler, transmitting the mechanical energy to the hair cells, and thus leading to the production of action potentials.
III. SYSTEM OVERVIEW
The complete vestibular prosthesis will be implemented in a System-in-Package (SiP) solution incorporating the inertia sensors, the vestibular processor ASIC (described here) and various auxiliary components. The sensor components consist 978-1-4244-3828-0/09/$25.00 ©2009 IEEE of a 3-axis accelerometer, to emulate the operation of the otolith end-organs and a 3-axis gyroscope, to emulate the functionality of the semicircular canals. Additional components required include a quartz crystal for stable clock generation, DC blocking capacitors for electrode isolation and the power source. This comprises of a miniature rechargeable battery with a supporting DC/DC converter to provide a boosted stimulation supply. The system additionally requires an external programmer to encode and upload patient tuning and calibration data, this can be easily implemented using an offthe-shelf microcontroller module.
IV. IMPLEMENTATION
The top-level system architecture of the ASIC is shown in Fig. 2 . This contains three main sub-systems (illustrated with dashed lines): the system references (clock and bias), the frontend (gyroscope and accelerometer interfacing and processing) and the stimulator (5 programmable biphasic channels). These will be described in the following subsections.
A. Otolith Processor
The top-level schematic for the otolith processor frontend is shown in Fig. 3 . This has been designed to either interface directly to a capacitive accelerometer (via a switchedcapacitor charge amplifier), or be used with an off-the-shelf accelerometer (ADXL330) taking a voltage output centred between the supply rails. To mimic the biomechanics and neural adaptation within the physiological vestibular organ, a long time constant lowpass filter based on an operational transconductance amplifiercapacitor (OTA-C) (i.e. GM1 and C) realisation has been used to extract the DC (i.e. for zero tilt) operating point. This assumes the target object will be changing tilt at a higher rate and will inherently provide adaptation to a change in static inclination. The voltage signals (accelerometer output and low pass filtered signal) are then converted to a differential current output using a linearised transconductor. This allows for the implementation of a transimpedance arcSINE transfer charac- teristic. For a detailed description of the circuit implementation please refer to [5] .
B. Semicircular Canal Processor
The top-level schematic for the semicircular canal processor front-end is shown in Fig. 4 . This has been designed to provide an approximate bandpass transfer in preference to a biomimetic replica [6] . Using an OTA-C realisation, first order low pass (LP) and high pass (HP) stages have been cascaded to realise a bandpass response. With transconductances of 1.25nS and 12.5nS (for the HP and LP stages respectively) and capacitor values of C HP =20pF and C LP =10pF, the tunable ranges are f 0 (HP)=55mHz→950mHz and f 0 (LP)=1.25Hz→19.5Hz. The transconductor circuit implementation is based on the circuit explained in [5] .
C. Power Detection and Signal Conditioning
To integrate the signal power within each stimulation cycle, a first order low pass filter has been implemented using a switched capacitor topology deriving its clock from the stimulator. This can also be considered as an anti-aliasing filter, to prevent aliasing due to stimulator sampling. This passes into a sample and hold topology, followed by a Voltage to Current (V-to-I) converter. The V-to-I is based on a linearised (resistor degenerated) transconductor with appropriate gain to directly drive the stimulator.
D. Stimulator
This system incorporates a 5-channel, digitally programmable stimulator for driving a bipolar electrode configuration. Due to the close proximity between adjacent stimulation sites, the system incorporates a continuous interleave sampling (CIS) strategy to minimise crosstalk. This strategy involves sequencing the stimulation waveforms between the different channels such that only one is active at any given time. Furthermore, we have chosen to implement an asymmetric (but charge-balanced biphasic) waveform profile [7] , to match natural neurophysiological response, thus reducing fatigue of neural tissue. The top-level system organisation for the stimulator block is shown in Fig. 5 . For a detailed description of the circuit implementation please refer to [8] .
E. Calibration and Reference
The system references are derived from a bandgap voltage reference and PTAT current reference. These are trimmed using digital calibration programmed-in via the patient settings register. The clock is driven using an off-chip quartz crystal to ensure stability and thus guarantee charge balanced biphasic delivery. Digitally controlled prescaling has been included to provide clock tunability to the various blocks.
F. Integrated Circuit
The prototype chip was fabricated in AMS 0.35μm 2P4M CMOS technology with a die size of 3mm × 2mm. The circuit layout and annotated floorplan of the complete chip is shown in Fig. 6 .
The padring has been organised into three sections, a 3.3V digital section for telemetry inputs (8 bondpads along bottom/left corner), a 3.3V analogue section for sensor interfacing (16 bondpads along bottom and right edges) and a 10V analogue section (using thick oxide devices) for the stimulation outputs (14 bondpads along top edge). We have chosen to use a lower voltage logic supply, such that when the battery supply is low, all the other supplies are cut off to prevent complete discharge. Furthermore, in the event that the registry power is completely cut off, on power up the system resets the registrys contents to ensure that the system comes up in a safe state, i.e., all outputs are set to zero. 
V. SIMULATION RESULTS
The circuit was simulated using Cadence Spectre (5.1.41isr1) with foundry supplied BSIM3v3 models.
System-level transient simulations taking constant configuration settings (i.e. all channels configured around nominal values), and sinusoidal input stimuli (inertia signals) of Fig. 7 . This illustrates the complete signal path from the input (inertia) signals, through to the output stimuli. Fig. 7(a) shows the input stimuli, i.e. sinusoidal input voltages proportional to inertia inputs (3 radial and 2 linear). Fig. 7(b) shows the differential output from the arcsine converter representing the XZ and YZ inclination (extracted from the 3-axis accelerometer, i.e. the gravitational acceleration vector). Fig. 7(c) shows the radial acceleration signals after conditioning including the semicircular canal bandpass filter. Figs. 7(d and e) show these signals after power detection (i.e. anti aliasing filter) and the stimulation input currents (after sample and hold) respectively. Finally, fig. 7 (f) shows the output waveform, i.e. biphasic interleaved stimulation currents.
VI. CONCLUSION
This paper has presented a custom ASIC providing the core to a vestibular prosthesis. The system is aimed at providing rehabilitation to bypass the entire vestibular organ. Preliminary results have suggested the clinical feasibility of artificial electrical stimulation for the restoration of balance. The system has integrated many functions found in commercial neural implants towards realising a medically feasible implant. The device is currently being fabricated and will be integrated with other system components into a hybrid package that will shortly undergo prototype test. VAAF3  VAAF5  VAAF2 VAAF1  VAAF3  VAAF5  VAAF2 VAAF1  VAAF3  VAAF5  VAAF2 VAAF1  VAAF3  VAAF5  VAAF1 VAAF2  VAAF3  VAAF4  VAAF5   ISTIM2  ISTIM5  ISTIM1  ISTIM4  ISTIM2  ISTIM5  ISTIM1  ISTIM4  ISTIM2  ISTIM5  ISTIM1  ISTIM4  ISTIM2  ISTIM5  ISTIM1  ISTIM4  ISTIM1 ISTIM2  ISTIM3  ISTIM4  ISTIM5   IOUT1 IOUT2 IOUT3 IOUT4 IOUT5  IOUT1 IOUT2 IOUT3 IOUT4 IOUT5  IOUT1 IOUT2 IOUT3 IOUT4 IOUT5  IOUT1 IOUT2 IOUT3 IOUT4 IOUT5  IOUT1 IOUT2 IOUT3 IOUT4 IOUT5 time ( 
